View ADRF6601_5029100.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

750 MHz to 1160 MHz Rx Mixer with Integrated Fractional-N PLL and VCO ADRF6601
FEATURES
Rx mixer with integrated fractional-N PLL RF input frequency range: 300 MHz to 2500 MHz Internal LO frequency range: 750 MHz to 1160 MHz Input P1dB: 14.2 dBm Input IP3: 30.0 dBm IIP3 optimization via external pin SSB noise figure IP3SET pin open: 13.0 dB IP3SET pin at 3.3 V: 13.8 dB Voltage conversion gain: 6.7 dB Matched 200 IF output impedance IF 3 dB bandwidth: 500 MHz Programmable via 3-wire SPI interface 40-lead, 6 mm x 6 mm LFCSP
The PLL reference input can support input frequencies from 12 MHz to 160 MHz. The PFD output controls a charge pump whose output drives an off-chip loop filter. The loop filter output is then applied to an integrated VCO. The VCO output at 2 x fLO is applied to an LO divider, as well as to a programmable PLL divider. The programmable PLL divider is controlled by a - modulator (SDM). The modulus of the SDM can be programmed from 1 to 2047. The active mixer converts the single-ended 50 RF input to a 200 differential IF output. The IF output can operate up to 500 MHz. The ADRF6601 is fabricated using an advanced silicon-germanium BiCMOS process. It is available in a 40-lead, RoHS-compliant, 6 mm x 6 mm LFCSP with an exposed paddle. Performance is specified over the -40C to +85C temperature range. Table 1.
Part No. ADRF6601 ADRF6602 ADRF6603 Internal LO Range 750 MHz to 1160 MHz 1550 MHz to 2150 MHz 2100 MHz to 2600 MHz 3 dB RF Input Balun Range 300 MHz to 2500 MHz 1000 MHz to 3100 MHz 1100 MHz to 3200 MHz 1 dB RF Input Balun Range 450 MHz to 1600 MHz 1350 MHz to 2750 MHz 1450 MHz to 2850 MHz
APPLICATIONS
Cellular base stations
GENERAL DESCRIPTION
The ADRF6601 is a high dynamic range active mixer with an integrated fractional-N phase-locked loop (PLL) and a voltagecontrolled oscillator (VCO) for internal mixer LO generation. Along with the ADRF6602 and the ADRF6603, the ADRF6601 forms a family of integrated PLL/mixers. The ADRF6601 covers the frequency range of 750 MHz to 1160 MHz.
FUNCTIONAL BLOCK DIAGRAM
VCC1
1
VCC2
10
VCC_LO
17
VCC_MIX
22
VCC_V2I
27
VCC_LO
34
NC NC
32 33
LODRV_EN 36 LON 37
BUFFER
INTERNAL LO RANGE 750MHz TO 1160MHz
ADRF6601
3.3V LDO 2.5V LDO
2 9 40
DECL3P3 DECL2P5 DECLVCO
LOP 38 PLL_EN 16 DATA 12 CLK 13 LE 14 SPI INTERFACE FRACTION MODULUS REG THIRD-ORDER FRACTIONAL INTERPOLATOR x2 REF_IN 6 /2 /4 MUXOUT 8
4 7 11 15 20 21 23 24 25 28 30 31 35 BUFFER
INTEGER REG
2:1 MUX
DIV BY 4, 2, 1
VCO LDO
26
RFIN IP3SET
N COUNTER 21 TO 123 MUX TEMP SENSOR - PHASE + FREQUENCY DETECTOR
PRESCALER /2 CHARGE PUMP 250A, 500A (DEFAULT), 750A, 1000A
3
VCO CORE
29
GND
RSET
CP VTUNE IFP IFN
Figure 1.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 (c)2010 Analog Devices, Inc. All rights reserved.
08546-001
5
39
18 19
ADRF6601 TABLE OF CONTENTS
Features .............................................................................................. 1 Applications ....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 RF Specifications .......................................................................... 3 Synthesizer/PLL Specifications ................................................... 4 Logic Input and Power Specifications ....................................... 5 Timing Characteristics ................................................................ 5 Absolute Maximum Ratings............................................................ 6 ESD Caution .................................................................................. 6 Pin Configuration and Function Descriptions ............................. 7 Typical Performance Characteristics ............................................. 9 Register Structure ........................................................................... 11 Register 0--Integer Divide Control (Default: 0x0001C0)..... 11 Register 1--Modulus Divide Control (Default: 0x003001) .. 11 Register 2--Fractional Divide Control (Default: 0x001802) 12 Register 3--- Modulator Dither Control (Default: 0x10000B) .................................................................................... 12 Register 4--PLL Charge Pump, PFD, and Reference Path Control (Default: 0x0AA7E4)................................................... 13 Register 5--PLL Enable and LO Path Control (Default: 0x0000E5) .................................................................................... 14 Register 6--VCO Control and VCO Enable (Default: 0x1E2106) .................................................................................... 14 Register 7--Mixer Bias Enable and External VCO Enable (Default: 0x000007).................................................................... 14 Theory of Operation ...................................................................... 15 Programming the ADRF6601................................................... 15 Initialization Sequence .............................................................. 15 LO Selection Logic ..................................................................... 16 Applications Information .............................................................. 17 Basic Connections for Operation ............................................. 17 Evaluation Board ............................................................................ 18 Evaluation Board Control Software ......................................... 18 Schematics and Artwork ........................................................... 20 Evaluation Board Configuration Options ............................... 22 Outline Dimensions ....................................................................... 23 Ordering Guide .......................................................................... 23
REVISION HISTORY
4/10--Revision 0: Initial Version
Rev. 0 | Page 2 of 24
ADRF6601 SPECIFICATIONS
RF SPECIFICATIONS
VCCx = 5 V; ambient temperature (TA) = 25C; fREF = 38.4 MHz; fPFD = 38.4 MHz; high-side LO injection; fIF = 140 MHz; IIP3 optimized using CDAC = 0x1 and IP3SET = 3.3 V, unless otherwise noted. Table 2.
Parameter INTERNAL LO FREQUENCY RANGE RF INPUT FREQUENCY RANGE RF INPUT AT 610 MHz Input Return Loss Input P1dB Second-Order Intercept (IIP2) Third-Order Intercept (IIP3) Single-Side Band Noise Figure LO-to-IF Leakage RF INPUT AT 910 MHz Input Return Loss Input P1dB Second-Order Intercept (IIP2) Third-Order Intercept (IIP3) Single-Side Band Noise Figure LO-to-IF Leakage RF INPUT AT 1020 MHz Input Return Loss Input P1dB Second-Order Intercept (IIP2) Third-Order Intercept (IIP3) Single-Side Band Noise Figure LO-to-IF Leakage IF OUTPUT Voltage Conversion Gain IF Bandwidth Output Common-Mode Voltage Gain Flatness Gain Variation Output Swing Output Return Loss LO INPUT/OUTPUT (LOP, LON) Frequency Range Output Level (LO as Output) Input Level (LO as Input) Input Impedance Test Conditions/Comments 3 dB RF input range Relative to 50 (can be improved with external match) -5 dBm each tone (10 MHz spacing between tones) -5 dBm each tone (10 MHz spacing between tones) IP3SET = 3.3 V IP3SET = open At 1x LO frequency, 50 termination at the RF port Relative to 50 (can be improved with external match) -5 dBm each tone (10 MHz spacing between tones) -5 dBm each tone (10 MHz spacing between tones) IP3SET = 3.3 V IP3SET = open At 1x LO frequency, 50 termination at the RF port Low-side injection Relative to 50 (can be improved with external match) -5 dBm each tone (10 MHz spacing between tones) -5 dBm each tone (10 MHz spacing between tones) IP3SET = 3.3 V IP3SET = open At 1x LO frequency, 50 termination at the RF port Differential 200 load Small-signal 3 dB bandwidth External pull-up balun or inductors required Over frequency range, any 5 MHz/50 MHz Over full temperature range Differential 200 load Relative to 200 Externally applied 1x LO input, internal PLL disabled 250 1x LO into a 50 load, LO output buffer enabled -5.5 6 50 Min 750 300 Typ Max 1160 2500 Unit MHz MHz dB dBm dBm dBm dB dB dBm dB dBm dBm dBm dB dB dBm dB dBm dBm dBm dB dB dBm dB MHz V dB dB V p-p dB 6000 MHz dBm dBm
-14 14.3 62 32.5 13.0 12.2 -51 -18 14.3 59 31.0 14.0 13.1 -51 -16 14.3 64 31.5 14.5 13.5 -45 6.7 500 5 0.2/1.0 1.0 2 -15
Rev. 0 | Page 3 of 24
ADRF6601
SYNTHESIZER/PLL SPECIFICATIONS
VCCx = 5 V; ambient temperature (TA) = 25C; fREF = 153.6 MHz; fREF power = 4 dBm; fPFD = 38.4 MHz; high-side LO injection; fIF = 140 MHz; IIP3 optimized using CDAC = 0x1 and IP3SET = 3.3 V, unless otherwise noted. Table 3.
Parameter SYNTHESIZER SPECIFICATIONS Frequency Range Figure of Merit 1 Reference Spurs Test Conditions/Comments Synthesizer specifications referenced to 1x LO Internally generated LO fREF power = 0 dBm fREF = 153.6 MHz fREF/4 fREF/2 fREF > fREF fLO = 750 MHz to 1160 MHz, fPFD = 38.4 MHz 1 kHz to 10 kHz offset 100 kHz offset 500 kHz offset 1 MHz offset 5 MHz offset 10 MHz offset 20 MHz offset 1 kHz to 40 MHz integration bandwidth REF_IN, MUXOUT pins 12 4 VOL (lock detect output selected) VOH (lock detect output selected) 0.25 2.7 50 Programmable to 250 A, 500 A, 750 A, 1 mA 1 500 2.8 160 MHz pF V V % A V Min 750 -221.4 -107 -107 -84 -88 -102 -108.6 -127 -135 -147 -151 -153 0.13 20 40 Typ Max 1160 Unit MHz dBc/Hz dBc dBc dBc dBc dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz rms MHz
PHASE NOISE
Integrated Phase Noise PFD Frequency REFERENCE CHARACTERISTICS REF_IN Input Frequency REF_IN Input Capacitance MUXOUT Output Level MUXOUT Duty Cycle CHARGE PUMP Pump Current Output Compliance Range
1
The figure of merit (FOM) is computed as phase noise (dBc/Hz) - 10log10(fPFD) - 20log10(fLO/fPFD). The FOM was measured across the full LO range, with fREF = 80 MHz, fREF power = 10 dBm (500 V/s slew rate) with a 40 MHz fPFD. The FOM was computed at 50 kHz offset.
Rev. 0 | Page 4 of 24
ADRF6601
LOGIC INPUT AND POWER SPECIFICATIONS
VCCx = 5 V; ambient temperature (TA) = 25C; fREF = 38.4 MHz; fPFD = 38.4 MHz; high-side LO injection; fIF = 140 MHz; IIP3 optimized using CDAC = 0x1 and IP3SET = 3.3 V, unless otherwise noted. Table 4.
Parameter LOGIC INPUTS Input High Voltage, VINH Input Low Voltage, VINL Input Current, IINH/IINL Input Capacitance, CIN POWER SUPPLIES Voltage Range Supply Current Test Conditions/Comments CLK, DATA, LE Min 1.4 0 0.1 5 VCC1, VCC2, VCC_LO, VCC_MIX, and VCC_V2I pins 4.75 PLL only External LO mode (internal PLL disabled, IP3SET pin = 3.3 V) Internal LO mode (internal PLL enabled, IP3SET pin = 3.3 V) Power-down mode 5 101 179 280 30 5.25 V mA mA mA mA Typ Max 3.3 0.7 Unit V V A pF
TIMING CHARACTERISTICS
VCC2 = 5 V 5%. Table 5.
Parameter t1 t2 t3 t4 t5 t6 t7 Limit 20 10 10 25 25 10 20 Unit ns min ns min ns min ns min ns min ns min ns min Description LE setup time DATA to CLK setup time DATA to CLK hold time CLK high duration CLK low duration CLK to LE setup time LE pulse width
Timing Diagram
t4
CLK
t5
t2
DATA DB23 (MSB) DB22
t3
DB2 (CONTROL BIT C3) DB1 (CONTROL BIT C2) DB0 (LSB) (CONTROL BIT C1)
t1
LE
t6
t7
08546-002
Figure 2. Timing Diagram
Rev. 0 | Page 5 of 24
ADRF6601 ABSOLUTE MAXIMUM RATINGS
Table 6.
Parameter Supply Voltage, VCC1, VCC2, VCC_LO, VCC_MIX, VCC_V2I Digital I/O, CLK, DATA, LE IFP, IFN RFIN JA (Exposed Paddle Soldered Down) Maximum Junction Temperature Operating Temperature Range Storage Temperature Range Rating -0.5 V to +5.5 V -0.3 V to +3.6 V -0.3 V to VCC_V2I + 0.3 V 18 dBm 35C/W 150C -40C to +85C -65C to +150C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ESD CAUTION
Rev. 0 | Page 6 of 24
ADRF6601 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
40 39 38 37 36 35 34 33 32 31
VCC1 DECL3P3 CP GND RSET REF_IN GND MUXOUT DECL2P5 VCC2 1 2 3 4 5 6 7 8 9 10
DECLVCO VTUNE LOP LON LODRV_EN GND VCC_LO NC NC GND
PIN 1 INDICATOR
ADRF6601
TOP VIEW (Not to Scale)
30 29 28 27 26 25 24 23 22 21
GND IP3SET GND VCC_V2I RFIN GND GND GND VCC_MIX GND
Figure 3. Pin Configuration
Table 7. Pin Function Descriptions
Pin No. 1 2 3 4, 7, 11, 15, 20, 21, 23, 24, 25, 28, 30, 31, 35 5 Mnemonic VCC1 DECL3P3 CP GND Description Power Supply for the 3.3 V LDO. Power supply voltage range is 4.75 V to 5.25 V. Each power supply pin should be decoupled with a 100 pF capacitor and a 0.1 F capacitor located close to the pin. Decoupling Node for the 3.3 V LDO. Connect a 0.1 F capacitor between this pin and ground. Charge Pump Output Pin. Connect to VTUNE through the loop filter. Ground. Connect these pins to a low impedance ground plane.
RSET
Charge Pump Current. The nominal charge pump current can be set to 250 A, 500 A, 750 A, or 1 mA using Bits[DB11:DB10] in Register 4 and by setting Bit DB18 to 0 (internal reference current). In this mode, no external RSET is required. If Bit DB18 is set to 1, the four nominal charge pump currents (INOMINAL) can be externally adjusted according to the following equation:
217.4 x I CP R SET = I NOMINAL
6 8 9 10 12 13 14 16 REF_IN MUXOUT DECL2P5 VCC2 DATA CLK LE PLL_EN
- 37.8
17, 34 18, 19 22 26
VCC_LO IFP, IFN VCC_MIX RFIN
Reference Input. Nominal input level is 1 V p-p. Input range is 12 MHz to 160 MHz. Multiplexer Output. This output can be programmed to provide the reference output signal or the lock detect signal. The output is selected by programming Bits[DB23:DB21] in Register 4. Decoupling Node for the 2.5 V LDO. Connect a 0.1 F capacitor between this pin and ground. Power Supply for the 2.5 V LDO. Power supply voltage range is 4.75 V to 5.25 V. Each power supply pin should be decoupled with a 100 pF capacitor and a 0.1 F capacitor located close to the pin. Serial Data Input. The serial data input is loaded MSB first; the three LSBs are the control bits. Serial Clock Input. The serial clock input is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. Maximum clock frequency is 20 MHz. Load Enable. When the LE input pin goes high, the data stored in the shift registers is loaded into one of the eight registers. The relevant latch is selected by the three control bits of the 24-bit word. PLL Enable. Switch between internal PLL and external LO input. When this pin is logic high, the mixer LO is automatically switched to the internal PLL and the internal PLL is powered up. When this pin is logic low, the internal PLL is powered down and the external LO input is routed to the mixer LO inputs. The SPI can also be used to switch modes. Power Supply. Power supply voltage range is 4.75 V to 5.25 V. Each power supply pin should be decoupled with a 100 pF capacitor and a 0.1 F capacitor located close to the pin. Mixer IF Outputs. These outputs should be pulled to VCC with RF chokes. Power Supply. Power supply voltage range is 4.75 V to 5.25 V. Each power supply pin should be decoupled with a 100 pF capacitor and a 0.1 F capacitor located close to the pin. RF Input (Single-Ended, 50 ).
Rev. 0 | Page 7 of 24
08546-003
NOTES 1. NC = NO CONNECT. 2. THE EXPOSED PADDLE SHOULD BE SOLDERED TO A LOW IMPEDANCE GROUND PLANE.
GND DATA CLK LE GND PLL_EN VCC_LO IFP IFN GND
11 12 13 14 15 16 17 18 19 20
ADRF6601
Pin No. 27 29 32, 33 36 Mnemonic VCC_V2I IP3SET NC LODRV_EN Description Power Supply. Power supply voltage range is 4.75 V to 5.25 V. Each power supply pin should be decoupled with a 100 pF capacitor and a 0.1 F capacitor located close to the pin. Connect a resistor from this pin to a +5 V supply to adjust IIP3. Normally leave open. No Connection. LO Driver Enable. Together with Pin 16 (PLL_EN), this digital input pin determines whether the LOP and LON pins operate as inputs or outputs. LOP and LON become inputs if the PLL_EN pin is low or if the PLL_EN pin is set high with the PLEN bit (DB6 in Register 5) set to 0. LOP and LON become outputs if either the LODRV_EN pin or the LDRV bit (DB3 in Register 5) is set to 1 while the PLL_EN pin is set high. The external LO drive frequency must be 1x LO. This pin should not be left floating. Local Oscillator Input/Output. The internally generated 1x LO is available on these pins. When internal LO generation is disabled, an external 1x LO can be applied to these pins. VCO Control Voltage Input. This pin is driven by the output of the loop filter. The nominal input voltage range on this pin is 1.5 V to 2.5 V. Decoupling Node for the VCO LDO. Connect a 100 pF capacitor and a 10 F capacitor between this pin and ground. Exposed Paddle. The exposed paddle should be soldered to a low impedance ground plane.
37, 38 39 40 EP
LON, LOP VTUNE DECLVCO EPAD
Rev. 0 | Page 8 of 24
ADRF6601 TYPICAL PERFORMANCE CHARACTERISTICS
CDAC = 0x1, IP3SET = 3.3 V, internally generated LO, RFIN = -10 dBm, fIF = 140 MHz, unless otherwise noted.
5 4 3 2 INPUT IP3 (dBm) -40C +25C +85C 45 40 35 30 25 20 15 -3 -4
08546-014
-40C +25C +85C
GAIN (dB)
1 0 -1 -2
10 5 750
800
850
900
950
1000
1050
1100
1150
800
850
900
950
1000
1050
1100
1150
LO FREQUENCY (MHz)
LO FREQUENCY (MHz)
Figure 4. Gain vs. LO Frequency
Figure 7. IIP3 vs. LO Frequency, RFIN = -5 dBm
90
80
-40C +25C +85C
20 18 16
-40C +25C +85C
INPUT P1dB (dBm)
INPUT IP2 (dBm)
70
14 12 10 8 6 4 2
60
50
40
08546-015
800
850
900
950
1000
1050
1100
1150
800
850
900
950
1000
1050
1100
1150
LO FREQUENCY (MHz)
LO FREQUENCY (MHz)
Figure 5. IIP2 vs. LO Frequency, RFIN = -5 dBm
Figure 8. IP1dB vs. LO Frequency
20 19 18
NOISE FIGURE (dB)
-40C +25C +85C
LO-TO-IF LEAKAGE (dBm)
0
-10
-40C +25C +85C
17 16 15 14 13 12 11
08546-016
-20
-30
-40
-50
800
850
900
950
1000
1050
1100
1150
800
850
900
950
1000
1050
1100
1150
LO FREQUENCY (MHz)
LO FREQUENCY (MHz)
Figure 6. Noise Figure vs. LO Frequency
Figure 9. LO-to-IF Leakage vs. LO Frequency, LO Output Turned Off, 50 Termination at RF Port
Rev. 0 | Page 9 of 24
08546-019
10 750
-60 750
08546-018
30 750
0 750
08546-017
-5 750
ADRF6601
Phase noise measurements made at IF output, unless otherwise noted.
-80 1kHz OFFSET -90 100kHz OFFSET SPOT PHASE NOISE (dBc/Hz) -100 -110 -120 10kHz OFFSET -130 -140 -150 -160 INTERGRATED PHASE NOISE -170 750 800 850 900 950 1000 1050 1100 1150 1MHz OFFSET 10MHz OFFSET 0.5 0.4 0.3 0.2 0.1
08546-020
1.0 0.9 0.8 0.7 0.6 INTEGRATED PHASE NOISE (rms)
-80 -90 -100 -110 -120 -130 -140 -150 -160 1k
LO LO LO LO LO
= 752MHz = 848MHz = 953.6MHz = 1049.6MHz = 1155.2MHz
0 LO FREQUENCY (MHz)
PHASE NOISE (dBc/Hz)
10k
100k
1M
10M
100M
OFFSET FREQUENCY (Hz)
Figure 10. PLL Spot Phase Noise at Various Offsets and Integrated Phase Noise vs. LO Frequency
Figure 12. Phase Noise vs. Offset Frequency and LO Frequency (LO Frequency Varies from 750 MHz to 1160 MHz)
-80
-85
1x PFD OFFSET
SPURS LEVEL (dBc)
-90
-95
2x PFD OFFSET 4x PFD OFFSET
0.25x AND 0.5x PFD OFFSET
-100
-105
800
850
900
950
1000
1050
1100
1150
LO FREQUENCY (MHz)
Figure 11. PLL Reference Spurs vs. LO Frequency
08546-021
-110 750
Rev. 0 | Page 10 of 24
08546-022
ADRF6601 REGISTER STRUCTURE
This section provides the register maps for the ADRF6601. The three LSBs determine the register that is programmed.
REGISTER 0--INTEGER DIVIDE CONTROL (DEFAULT: 0x0001C0)
RESERVED DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 0 0 0 0 0 0 0 0 0 0 0 0 0 DIVIDE MODE DB10 DM DB9 ID6 INTEGER DIVIDE RATIO DB8 ID5 DB7 ID4 DB6 ID3 DB5 ID2 DB4 ID1 DB3 ID0 CONTROL BITS DB2 DB1 DB0
C3(0) C2(0) C1(0)
DM 0 1
DIVIDE MODE FRACTIONAL (DEFAULT) INTEGER
ID6 0 0 0 0 ... ... 0 ... ... 1 1 1 1 1
ID5 0 0 0 0 ... ... 1 ... ... 1 1 1 1 1
ID4 1 1 1 1 ... ... 1 ... ... 1 1 1 1 1
ID3 0 0 0 1 ... ... 1 ... ... 0 1 1 1 1
ID2 1 1 1 0 ... ... 0 ... ... 1 0 0 0 0
ID1 0 1 1 0 ... ... 0 ... ... 1 0 0 1 1
ID0 1 0 1 0 ... ... 0 ... ... 1 0 1 0 1
INTEGER DIVIDE RATIO 21 (INTEGER MODE ONLY) 22 (INTEGER MODE ONLY) 23 (INTEGER MODE ONLY) 24 ... ... 56 (DEFAULT) ... ... 119 120 (INTEGER MODE ONLY) 121 (INTEGER MODE ONLY)
08546-004
122 (INTEGER MODE ONLY) 123 (INTEGER MODE ONLY)
Figure 13. Register 0--Integer Divide Control Register Map
REGISTER 1--MODULUS DIVIDE CONTROL (DEFAULT: 0x003001)
RESERVED DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 0 0 0 0 0 0 0 0 0 0 MD10 DB12 DB11 DB10 MD9 MD8 MD7 MODULUS VALUE DB9 MD6 DB8 MD5 DB7 MD4 DB6 MD3 DB5 MD2 DB4 MD1 DB3 MD0 CONTROL BITS DB2 DB1 DB0 C3(0) C2(0) C1(1)
MD10 0 0 ... ... 1 ... ... 1
MD9 0 0 ... ... 1 ... ... 1
MD8 0 0 ... ... 0 ... ... 1
MD7 0 0 ... ... 0 ... ... 1
MD6 0 0 ... ... 0 ... ... 1
MD5 0 0 ... ... 0 ... ... 1
MD4 0 0 ... ... 0 ... ... 1
MD3 0 0 ... ... 0 ... ... 1
MD2 0 0 ... ... 0 ... ... 1
MD1 0 1 ... ... 0 ... ... 1
MD0 1 0 ... ... 0 ... ... 1
MODULUS VALUE 1 2 ... ... 1536 (DEFAULT) ... ... 2047
08546-005
Figure 14. Register 1--Modulus Divide Control Register Map
Rev. 0 | Page 11 of 24
ADRF6601
REGISTER 2--FRACTIONAL DIVIDE CONTROL (DEFAULT: 0x001802)
RESERVED DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 0 0 0 0 0 0 0 0 0 0 FD10 DB12 DB11 DB10 FD9 FD8 FD7 FRACTIONAL VALUE DB9 FD6 DB8 FD5 DB7 FD4 DB6 FD3 DB5 FD2 DB4 FD1 DB3 FD0 CONTROL BITS DB2 DB1 DB0 C3(0) C2(1) C1(0)
FD10 0 0 ... ... 0 ... ...
FD9 0 0 ... ... 1 ... ...
FD8 0 0 ... ... 1 ... ...
FD7 0 0 ... ... 0 ... ...
FD6 0 0 ... ... 0 ... ...
FD5 0 0 ... ... 0 ... ...
FD4 0 0 ... ... 0 ... ...
FD3 0 0 ... ... 0 ... ...
FD2 0 0 ... ... 0 ... ...
FD1 0 0 ... ... 0 ... ...
FD0 0 1 ... ... 0 ... ...
FRACTIONAL VALUE 0 1 ... ... 768 (DEFAULT) ...
08546-006
... FRACTIONAL VALUE MUST BE LESS THAN MODULUS
Figure 15. Register 2--Fractional Divide Control Register Map
REGISTER 3--- MODULATOR DITHER CONTROL (DEFAULT: 0x10000B)
RES DB23 0 DITHER MAGNITUDE DB22 DB21 DITH1 DITH0 DITHER DITHER RESTART VALUE CONTROL BITS ENABLE DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DEN DV16 DV15 DV14 DV13 DV12 DV11 DV10 DV9 DV8 DV7 DV6 DV5 DV4 DV3 DV2 DV1 DV0 C3(0) C2(1) C1(1)
DITH1 0 0 1 1
DITH0 0 1 0 1
DITHER MAGNITUDE 15 (DEFAULT) 7 3 1 (RECOMMENDED) DEN 0 1 DITHER ENABLE DISABLE ENABLE (DEFAULT, RECOMMENDED) DITHER RESTART VALUE 0x00001 (DEFAULT) ... ... 0x1FFFF
DV16 DV15 DV14 DV13 DV12 DV11 DV10 DV9 DV8 DV7 DV6 DV5 DV4 DV3 DV2 0 ... ... 1 0 ... ... 1 0 ... ... 1 0 ... ... 1 0 ... ... 1 0 ... ... 1 0 ... ... 1 0 ... ... 1 0 ... ... 1 0 ... ... 1 0 ... ... 1 0 ... ... 1 0 ... ... 1 0 ... ... 1 0 ... ... 1
DV1 DV0 0 ... ... 1 1 ... ... 1
Figure 16. Register 3--- Modulator Dither Control Register Map
Rev. 0 | Page 12 of 24
08546-007
ADRF6601
REGISTER 4--PLL CHARGE PUMP, PFD, AND REFERENCE PATH CONTROL (DEFAULT: 0x0AA7E4)
REF OUTPUT MUX SELECT DB23 DB22 INPUT REF CURRENT REF PATH
SOURCE CP
PFD POL
PFD PHASE OFFSET MULTIPLIER
CP CURRENT
CP CP SRC CONTROL DB8 DB7
PFD EDGE DB6 PE1 DB5 PE0
PFD ANTIBACKLASH DELAY DB4 DB3
CONTROL BITS DB2 DB1 C2(0) DB0 C1(0)
DB21 DB20 DB19 RS0
DB18 CPM
DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9
RMS2 RMS1 RMS0 RS1
CPBD CPB4 CPB3 CPB2 CPB1 CPB0 CPP1 CPP0 CPS CPC1 CPC0
PAB1 PAB0 C3(1)
PAB0 PAB1 PFD ANTIBACKLASH DELAY 0 0 0ns (DEFAULT) 0 1 0.5ns 1 0 0.75ns 1 1 0.9ns PE0 0 1 PE1 0 1 REFERENCE PATH EDGE SENSITIVITY FALLING EDGE RISING EDGE (DEFAULT)
DIVIDER PATH EDGE SENSITIVITY FALLING EDGE RISING EDGE (DEFAULT)
CPC1 CPC0 CHARGE PUMP CONTROL 0 0 1 1 CPS 0 1 0 1 0 1 BOTH ON PUMP DOWN PUMP UP TRISTATE (DEFAULT)
CHARGE PUMP CONTROL SOURCE CONTROL BASED ON STATE OF DB7/DB8 (CP CONTROL) CONTROL FROM PFD (DEFAULT)
CPP1 CPP0 CHARGE PUMP CURRENT 0 0 1 1 0 1 0 1 250A 500A (DEFAULT) 750A 1000A
CPB4 CPB3 CPB2 CPB1 CPB0 PFD PHASE OFFSET MULTIPLIER 0 0 0 0 1 1 CPBD 0 1 CPM 0 1 RS1 0 0 1 1 0 0 0 1 0 1 0 0 1 0 0 1 0 0 1 1 0 1 0 1 0 0 0 1 0 x 22.5/ICPMULT 1 x 22.5/ICPMULT 6 x 22.5/ICPMULT (RECOMMENDED) 10 x 22.5/ICPMULT (DEFAULT) 16 x 22.5/ICPMULT 31 x 22.5/ICPMULT
PFD PHASE OFFSET POLARITY NEGATIVE POSITIVE (DEFAULT)
CHARGE PUMP CURRENT REFERENCE SOURCE INTERNAL (DEFAULT) EXTERNAL
INPUT REFERENCE RS0 PATH SOURCE 0 1 0 1 2 x REF_IN REF_IN (DEFAULT) 0.5 x REF_IN 0.25 x REF_IN
RMS2 RMS1 RMS0 REF OUTPUT MUX SELECT 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 LOCK DETECT (DEFAULT) VPTAT REF_IN (BUFFERED) 0.5 x REF_IN (BUFFERED) 2 x REF_IN (BUFFERED) TRISTATE RESERVED RESERVED
Figure 17. Register 4--PLL Charge Pump, PFD, and Reference Path Control Register Map
Rev. 0 | Page 13 of 24
08546-008
ADRF6601
REGISTER 5--PLL ENABLE AND LO PATH CONTROL (DEFAULT: 0x0000E5)
RESERVED CAP DAC RES DB7 0 PLL EN DB6 PLEN LO DIV1 DB5 LDV1 LO EXT DB4 LXL LO DRV DB3 CONTROL BITS DB2 DB1 DB0 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 0 0 0 0 0 0 0 0 0 0 0 0 CD3 CD2 CD1 CD0
LDRV C3(1) C2(0) C1(1)
CD3 0 1
CD2 0 1
CD1 0 1
CD0 0 1
CAPACITOR DAC CONTROL FOR IIP3 OPTIMIZATION MIN MAX
LO OUTPUT DRIVER LDRV ENABLE 0 1 DRIVER OFF (DEFAULT) DRIVER ON
EXTERNAL LO DRIVE LXL ENABLE (PIN 37, PIN 38) 0 1 LDV1 0 1 PLEN 0 1 INTERNAL LO OUTPUT (DEFAULT) EXTERNAL LO INPUT
DIVIDE-BY-2 IN LO CHAIN ENABLE DIVIDE BY 1 DIVIDE BY 2 (DEFAULT)
PLL ENABLE DISABLE ENABLE (DEFAULT)
08546-009
Figure 18. Register 5--PLL Enable and LO Path Control Register Map
REGISTER 6--VCO CONTROL AND VCO ENABLE (DEFAULT: 0x1E2106)
RESERVED DB23 DB22 DB21 0 0 0 CHARGE 3.3V VCO PUMP LDO VCO LDO VCO ENABLE ENABLE ENABLE ENABLE SWITCH DB20 CPEN DB19 L3EN DB18 LVEN VCO AMPLITUDE VCO BW SW CTRL VCO BAND SELECT FROM SPI CONTROL BITS
DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 VCO EN VCO SW VC5 VC4 VC3 VC2 VC1 VC0 VBSRC VBS5 VBS4 VBS3 VBS2 VBS1 VBS0 C3(1) C2(1) C1(0) VC[5:0] VCO AMPLITUDE 0x00 .... 0x18 .... 0x2B .... 0x3F VCO SW 0 1 VCO EN 0 1 0 .... 24 (DEFAULT) .... 43 .... 63 (RECOMMENDED) VBS[5:0] 0x00 0x01 .... 0x3F VCO BAND SELECT FROM SPI DEFAULT 0x20
CPEN CHARGE PUMP ENABLE 0 1 DISABLE ENABLE (DEFAULT) L3EN 3.3V LDO ENABLE 0 1 DISABLE ENABLE (DEFAULT) LVEN 0 1 VCO LDO ENABLE DISABLE ENABLE (DEFAULT)
VBSRC VCO BW CAL AND SW SOURCE CONTROL 0 1 BAND CAL (DEFAULT) SPI
VCO SWITCH CONTROL FROM SPI REGULAR (DEFAULT) BAND CAL
VCO ENABLE DISABLE ENABLE (DEFAULT)
08546-010
Figure 19. Register 6--VCO Control and VCO Enable Register Map
REGISTER 7--MIXER BIAS ENABLE AND EXTERNAL VCO ENABLE (DEFAULT: 0x000007)
RES MIXER XVCO B_EN RESERVED DB7 DB6 DB5 0 0 0 CONTROL BITS DB4 DB3 DB2 DB1 DB0 0 0 C3(1) C2(1) C1(1) DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 0 XVCO MBE 0 0 0 0 0 0 0 0 0 0 0 0 0 MBE MIXER BIAS ENABLE DISABLE 0 ENABLE (DEFAULT) 1
08546-011
XVCO 0 1
EXTERNAL VCO INTERNAL VCO (DEFAULT) EXTERNAL VCO
Figure 20. Register 7--Mixer Bias Enable and External VCO Enable Register Map
Rev. 0 | Page 14 of 24
ADRF6601 THEORY OF OPERATION
The ADRF6601 integrates a high performance downconverting mixer with a state-of-the-art fractional-N PLL. The PLL also integrates a low noise VCO. The SPI port allows the user to control the fractional-N PLL functions and the mixer optimization functions, as well as allowing for an externally applied LO or VCO. The mixer core within the ADRF6601 is the next generation of an industry leading family of mixers from Analog Devices, Inc. The RF input is converted to a current and then mixed down to IF using high performance NPN transistors. The mixer output currents are transformed to a differential output voltage. The high performance active mixer core results in an exceptional IIP3 and IP1dB, with a very low output noise floor for excellent dynamic range. Over the specified frequency range, the ADRF6601 typically provides an IF input P1dB of 14.3 dBm and an IIP3 of 31 dBm. Improved performance at specific frequencies can be achieved with the use of the internal capacitor DAC (CDAC), which is programmable via the SPI port, and through the use of a resistor to a 5 V supply from the IP3SET pin (Pin 29). Adjustment of the capacitor DAC allows increments in phase shift at internal nodes in the ADRF6601, thus allowing cancellation of thirdorder distortion with no change in supply current. Connecting a resistor to a 5 V supply from the IP3SET pin increases the internal mixer core current, thereby improving overall IIP2 and IIP3, as well as IP1dB. Using the IP3SET pin for this purpose increases the overall supply current. The fractional divide function of the PLL allows the frequency multiplication value from REF_IN to LO output to be a fractional value rather than be restricted to an integer value as in traditional PLLs. In operation, this multiplication value is
INT + (FRAC/MOD)
PROGRAMMING THE ADRF6601
The ADRF6601 is programmed via a 3-pin SPI port. The timing requirements for the SPI port are shown in Figure 2. Eight programmable registers, each with 24 bits, control the operation of the device. The register functions are listed in Table 8.
Table 8. ADRF6601 Register Functions
Register Register 0 Register 1 Register 2 Register 3 Register 4 Register 5 Register 6 Register 7 Function Integer divide control for the PLL Modulus divide control for the PLL Fractional divide control for the PLL - modulator dither control PLL charge pump, PFD, reference path control PLL enable and LO path control VCO control and VCO enable Mixer bias enable and external VCO enable
Note that internal calibration for the PLL must be run when the ADRF6601 is initialized at a given frequency. This calibration is run automatically whenever Register 0, Register 1, or Register 2 is programmed. Because the other registers affect PLL performance, Register 0, Register 1, and Register 2 should always be programmed in the order specified in the Initialization Sequence section. To program the frequency of the ADRF6601, the user typically programs only Register 0, Register 1, and Register 2. However, if registers other than these are programmed first, a short delay should be inserted before programming Register 0. This delay ensures that the VCO band calibration has sufficient time to complete before the final band calibration for Register 0 is initiated. Software is available on the ADRF6601 product page of the Analog Devices website (www.analog.com) that allows easy programming from a PC running Windows XP or Vista.
where: INT is the integer value. FRAC is the fractional value. MOD is the modulus value. The INT, FRAC, and MOD values are all programmable via the SPI port. In other fractional-N PLL designs, fractional multiplication is achieved by periodically changing the fractional value in a deterministic way. The disadvantage of this approach is often spurious components close to the fundamental signal. In the ADRF6601, a - modulator is used to distribute the fractional value randomly, thus significantly reducing the spurious content due to the fractional function.
INITIALIZATION SEQUENCE
To ensure proper power-up of the ADRF6601, it is important to reset the PLL circuitry after the VCC supply rail settles to 5 V 0.25 V. Resetting the PLL ensures that the internal bias cells are properly configured, even under poor supply start-up conditions. To ensure that the PLL is reset after power-up, follow these steps: 1. 2. Disable the PLL by setting the PLEN bit to 0 (Register 5, Bit DB6). After a delay of >100 ms, set the PLEN bit to 1.
After this procedure is followed, the other registers should be programmed in this order: Register 7, Register 6, Register 4, Register 3, Register 2, Register 1. Then, after a delay of >100 ms, Register 0 should be programmed.
Rev. 0 | Page 15 of 24
ADRF6601
LO SELECTION LOGIC
The downconverting mixer in the ADRF6601 can be used without the internal PLL by applying an external differential LO to Pin 37 and Pin 38 (LON and LOP). In addition, when using an LO generated by the internal PLL, the LO signal can be accessed directly at these same pins. This function can be used for debugging purposes, or the internally generated LO can be used as the LO for a separate mixer.
Table 9. LO Selection Logic
Pin 16 (PLL_EN) 0 0 1 1 1 1
1
The operation of the LO generation and whether LOP and LON are inputs or outputs are determined by the logic levels applied at Pin 16 (PLL_EN) and Pin 36 (LODRV_EN), as well as Bit DB3 (LDRV) and Bit DB6 (PLEN) in Register 5. The combination of externally applied logic and internal bits required for particular LO functions is given in Table 9.
Pins1 Pin 36 (LODRV_EN) X X X 0 X 1
Register 5 Bits1 Bit DB6 (PLEN) Bit DB3 (LDRV) 0 X 1 X 0 X 1 0 1 1 1 X
Output Buffer Disabled Disabled Disabled Disabled Enabled Enabled
Outputs LO External External External Internal Internal Internal
X = don't care.
Rev. 0 | Page 16 of 24
ADRF6601 APPLICATIONS INFORMATION
BASIC CONNECTIONS FOR OPERATION
Figure 21 shows the basic connections for the ADRF6601. The six power supply pins should be individually decoupled using 100 pF and 0.1 F capacitors located as close as possible to the device. In addition, the internal decoupling nodes (DECL3P3, DECL2P5, and DECLVCO) should be decoupled with the capacitor values shown in Figure 21. The RF input is internally ac-coupled and needs no external bias. The IF outputs are open collector, and a bias inductor is required from these outputs to VCC. A peak-to-peak differential swing on RFIN of 1 V (0.353 V rms for a sine wave input) results in an IF output power of 4.7 dBm. The reference frequency for the PLL should be from 12 MHz to 160 MHz and should be applied to the REF_IN pin, which should be ac-coupled and terminated with a 50 resistor, as
VCC R54 10k (0402) S2 VCC RED +5V C7 0.1F (0402) VCC1 RED R55 OPEN (0402) S1 OPEN R56 0 (0402) LO IN/OUT 4 5 3 R6 0 (0402) C8 100pF (0402) VCC_LO
34
shown in Figure 21. The reference signal, or a divided-down version of the reference signal, can be brought back off chip at the multiplexer output pin (MUXOUT). A lock detect signal and a voltage proportional to the ambient temperature can also be selected on the multiplexer output pin. The loop filter is connected between the CP and VTUNE pins. When connected in this way, the internal VCO is operational. For information about the loop filter components, see the Evaluation Board Configuration Options section. Operation with an external VCO is also possible. In this case, the loop filter components should be referred to ground. The output of the loop filter is connected to the input voltage pin of the external VCO. The output of the VCO is brought back into the device on the LOP and LON pins, using a balun if necessary.
P1 9-PIN DSUB
1
2
3
4
5
6
7
8
9
R19 0 R20 (0402) 0 (0402)
R35 0 (0402)
R36 0 R30 (0402) 0 (0402) R57 0 (0402) C34 OPEN (0402) C33 OPEN (0402) C32 OPEN (0402) R52 OPEN (0402) R51 OPEN (0402) R50 OPEN (0402)
R53 10k (0402)
C25 0.1F (0402) R26 0 (0402) C24 100pF (0402) VCC_MIX
27 22
C23 0.1F (0402) R25 0 (0402) C22 100pF (0402) VCC_LO
17
C20 0.1F (0402) R24 0 (0402) C21 100pF (0402) VCC2
10
C19 0.1F (0402) R17 0 (0402) C18 100pF (0402) VCC1
1
C9 0.1F (0402) R7 0 (0402) C10 100pF (0402)
PLL_EN
DATA
CLK
13
VCC_V2I
16
12
LE
14 9
DECL2P5 C16 R18 100pF 0 (0402) (0402) DECL3P3 C12 R8 100pF 0 (0402) (0402) RFIN R28 0 (0402) IP3SET R27 0 (0402) C27 0.1F (0402) C17 0.1F (0402) C42 10F (0603)
LODRV_EN LON
36 37 BUFFER
SPI INTERFACE DIVIDER /2 2:1 MUX DIV BY 4, 2, 1
26
C5 1nF LOP 38 1 (0402) C6 1nF (0402) FRACTION REG MODULUS INTEGER REG
2
T8 TC1-1-13+
BUFFER
C11 0.1F (0402)
C41 OPEN (0603)
ADRF6601
x2
6
REFIN R70 49.9 (0402) REFOUT
C31 1nF (0402) REF_IN
THIRD-ORDER FRACTIONAL INTERPOLATOR MUX TEMP SENSOR
4 7
RFIN
N COUNTER 21 TO 123
PRESCALER /2 CHARGE PUMP 250A, 500A (DEFAULT), 750A, 1000A
VCO CORE
29
/2 /4 MUXOUT
8
- PHASE + FREQUENCY DETECTOR
R16 0 (0402)
11 15 20 21 23 24 25 28 30 31 35
RSET R2 R37 OPEN 0 (0402) (0402)
5
3
39
40
18
19
CP
VTUNE DECLVCO IFP R62 0 (0402) VTUNE R63 OPEN (0402) VCC +5V
IFN
1 2
4
CP TEST POINT (ORANGE)
R38 0 (0402) C14 22pF (0603)
R9 10k R65 10k (0402) (0402) R10 3.0k (0603) C15 2.7nF (1206) R11 OPEN (0402) C13 6.8pF (0603) C40 22pF (0603) R12 0 (0402)
R59 0 3 (0402) C29 0.1F (0402)
R43 0 5 (0402)
RFOUT
R1 0 (0402) C1 100pF (0402)
C43 10F (0603)
C2 OPEN (0402)
Figure 21. Basic Connections for Operation of the ADRF6601
Rev. 0 | Page 17 of 24
08546-024
ADRF6601 EVALUATION BOARD
Figure 24 shows the schematic of the RoHS-compliant evaluation board for the ADRF6601. This board has four layers and was designed using Rogers 4350 hybrid material to minimize high frequency losses. FR4 material is also adequate if the design can accept the slightly higher trace loss of this material. The evaluation board is designed to operate using the internal VCO of the device (the default configuration) or with an external VCO. To use an external VCO, R62 and R12 should be removed. Place 0 resistors in R63 and R11. The input of the external VCO should be connected to the VTUNE SMA connector, and the external VCO output should be connected to the LO IN/OUT SMA connector. In addition to these hardware changes, internal register settings must also be changed to enable operation with an external VCO (see the Register 6-- VCO Control and VCO Enable (Default: 0x1E2106) section). Additional configuration options for the evaluation board are described in Table 10. To connect the evaluation board to a USB port, a USB adapter board (Part No. EVAL-ADF4XXXZ-USB) must be purchased from www.analog.com. This board connects to the PC using a standard USB cable with USB mini-connector at one end. An additional 25-pin male to 9-pin female adapter is required to mate the EVAL-ADF4XXXZ-USB board to the 9-pin D-Sub connector on the ADRF6601 evaluation board.
EVALUATION BOARD CONTROL SOFTWARE
Software to program the ADRF6601 is available for download from the ADRF6601 product page at www.analog.com. To install the software, download and extract the zip file. Then run the following installation file: ADRF6x0x_3p0p0_XP_install.exe The evaluation board can be connected to the PC using a PC parallel port or a USB port. These options are selectable from the opening menu of the software interface (see Figure 22). The evaluation board is shipped with a 25-pin parallel port cable for connection to the PC parallel port. Figure 23 shows the main window of the control software with the default settings displayed.
08546-025
Figure 22. Control Software Opening Menu
Rev. 0 | Page 18 of 24
ADRF6601
Figure 23. Main Window of the ADRF6601 Evaluation Board Software
Rev. 0 | Page 19 of 24
08546-026
T7 1 VCC 1
AGN D
VCC_RF
VCC_LO
P1-T7 1 1A 2
AGN D
VCC_BB
VCC
6 6A 5 1 1
GND
GND1
GND2
P1-T7
0
0
R29
R31
P3-T7 3
AGN D
4 4A SNS1 VCC_SENSE SNS P4-T7
P4-T7
P3-T7 3A
ADRF6601
P4-T7
5 R69 P1-T7 0
AG N D
LO
R72
0
P3-T7 NC LO_EXTERN VCC_LO
AGN D
3
VTUNE
4 2
1 R6 VCC_LO VCO_LDO LO_EXTERN 2P5V_LDO R68
AG N D AGN D AG ND
R63 100K 0 C8 100PF 0.1UF OUTPUT_EN 0 DNI C7
C28
1
10UF
P1-6
T8
AG N D
R32 0
2A
5A
J1 10 J1 9 J1 8 J1 7
R38 R9 10K 10K R65
CP
1
0
3K
R10
R33 0
SCHEMATICS AND ARTWORK
C6
C5
0
R37
R62
C40
0
22PF C15 22PF 1 VCC 0 IP3SET 2.7NF R67
6.8PF
VCC1
R66
C14 C13
0
1NF
1NF
3P3V_LDO
J1 6 J1 5 AGND J1 4
VCC4 VCC_SENSE R55 10K
3 2
1 R56 10K
J1 3 AGND VCC J1 2 J1 1
VCC
R7
R11 DNI
0
R12 0
C9
AGN D AGN D
C10
S1
VCO_LDO 1 VCO_LDO 1 IP3SET
AGN D
0.1UF
1
100PF
AG ND
AG ND
IP3SET R1 R27 VCC_BB TBD R60 C27 0.1UF
AG ND AG N D
3P3V1 0 R49 C2 0.1UF TBD 40 39 38 36 33 31 37 35 34 32 100PF C1 DNI
AG ND AG N D
OUT
1
R8
3P3V_LDO
0
C41
C11
C12
LOP
LON
NC
NC
AG N D
AG ND
AG ND
VCC_LO
DECLVCO
1
LODRV_EN
10UF
AG ND
VTUNE
GND
GND
VCC_RF
AGND
OSC_3P3V 2
VCC1 GND IP3SET GND VCC_V2I RF IN GND GND GND VCC_MIX GND
24 25 26 27 28 29
30 R26
1
R43
AGN D
0 4
10UF C43
AGN D
0.1UF
100PF
1
R15 3
DECL3P3 CP GND RSET
Z1
VCC_RF 0 C24 100PF C25 0.1UF
T3
OSC_3P3V 4 R2
AG ND
1
2
C4 5 DNI 6
Y1
R14
DNI
R71
TBD
CLK
DATA
GND
GND
PLL_EN
VCC_LO
LE
IFP
IFN
GND
1
0.1UF 1 R19 0 2 3 4 VCC2 5 1 R17 6 7 C18 100PF AMP745781-4
AG ND AG N D
100PF P1-1
R35
C42 10UF P1
AGN D
0
R30 P1-6 R57 R36
0
1
0
0
R20
R34
08546-023
AGN D
Figure 24. Evaluation Board Schematic
AGN D AGN D
Rev. 0 | Page 20 of 24
REF_IN GND MUXOUT DECL2P5 VCC2
7 8 P1-1
AG N D
22000PF
C3
R28 0 VCC_BB1
RFIN
10PF
AG ND
23 1 R25 VCC_BB 22 0
AG ND
C29 0.1UF
3
TC4-1W
R59 0
AG N D
0
9 10
REFIN
C31
21
C22 100PF
C23 0.1UF
6
VCC
AGN D
1000PF R16 0 11 2P5V CLK 1 R18 2P5V_LDO 0 C17 C16 1K DNI 100PF DNI R50 C32 12 13 15 16 14 17
REFOUT
E-PAD PAD
AGN D AG N D
R70 49.9
AG N D
18
19
20
C35 IFP DNI VCC
AGN D
AG ND
AGN D
L1 TBD R47 0 R58 DNI R48
AG ND
R44 DNI
AG ND AG N D AG N D
DATA VCC VCC_LO1 0 0 0 1 DIG_GND
AGN D
0 L2 1 R24 VCC_LO C21 100PF C20
AGN D
C36 TBD DNI IFN
VCC 0 C19 0.1UF 9 8
0.1UF
1
R51 1K DNI
C33 100PF DNI
AGN D
AG ND
S2
2
3
OUTPUT_EN
AGN D
R53 10K R52 1K DNI C34 100PF DNI
R54 10K
VCC 1
AGN D
1 LE VCC5
ADRF6601
08546-013
Figure 25. Evaluation Board Layout (Bottom)
Figure 26. Evaluation Board Layout (Top)
Rev. 0 | Page 21 of 24
08546-012
ADRF6601
EVALUATION BOARD CONFIGURATION OPTIONS
Table 10.
Component S1, R55, R56, R33 Description LO select. Switch and resistors to ground the LODRV_EN pin. The LODRV_EN pin setting, in combination with internal register settings, determines whether the LOP and LON pins function as inputs or outputs (see the LO Selection Logic section for more information). LO input/output. An external 1x LO or 2x LO frequency can be applied to this single-ended input connector. Reference input. The input reference frequency for the PLL is applied to this connector. Input impedance is 50 . Multiplexer output. The REFOUT connector connects directly to the MUXOUT pin. The on-board multiplexer can be programmed to bring out the following signals: REF_IN, 2 x REF_IN, 0.5 x REF_IN, 0.25 x REF_IN. Temperature sensor output voltage. Lock detect indicator. Charge pump test point. The unfiltered charge pump signal can be probed at this test point. Note that the CP pin should not be probed during critical measurements such as phase noise. Loop filter. Loop filter components. Loop filter return. When the internal VCO is used, the loop filter components should be returned to Pin 40 (DECLVCO) by installing a 0 resistor in R12. When an external VCO is used, the loop filter components can be returned to ground by installing a 0 resistor in R11. Internal vs. external VCO. When the internal VCO is enabled, the loop filter components are connected directly to the VTUNE pin (Pin 39) by installing a 0 resistor in R62. To use an external VCO, R62 should be left open. A 0 resistor should be installed in R63, and the voltage input of the VCO should be connected to the VTUNE SMA connector. The output of the VCO is brought back into the PLL via the LO IN/OUT SMA connector. RSET pin. This pin is unused and should be left open. RF input. The RF input signal should be applied to the RFIN SMA connector. The RF input of the ADRF6601 is ac-coupled; therefore, no bias is necessary. IF output. The differential IF output signals from the ADRF6601 (IFP and IFN) are converted to a single-ended signal by T3. Default Condition/ Option Settings S1 = R55 = open (not installed) R56 = R33 = 0 LODRV_EN = 0 V LO input
LO IN/OUT SMA connector REFIN SMA connector REFOUT SMA connector
Lock detect
CP test point
R37, C14, R9, R10, C15, C13, R65, C40 R11, R12
R12 = 0 (0402) R11 = open (0402) R62 = 0 (0402) R63 = open (0402)
R62, R63, VTUNE SMA connector
R2 RFIN SMA connector T3
R2 = open (0402)
Rev. 0 | Page 22 of 24
ADRF6601 OUTLINE DIMENSIONS
6.00 BSC SQ 0.60 MAX 0.60 MAX
31 30 40 1
PIN 1 INDICATOR
PIN 1 INDICATOR
TOP VIEW
5.75 BSC SQ
0.50 BSC 0.50 0.40 0.30
EXPOSED PAD
(BOT TOM VIEW)
4.25 4.10 SQ 3.95
10
21 20
11
0.25 MIN 4.50 REF
12 MAX
0.80 MAX 0.65 TYP 0.05 MAX 0.02 NOM
1.00 0.85 0.80
COMPLIANT TO JEDEC STANDARDS MO-220-VJJD-2
Figure 27. 40-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 6 mm x 6 mm Body, Very Thin Quad (CP-40-1) Dimensions shown in millimeters
ORDERING GUIDE
Model 1 ADRF6601ACPZ-R7 ADRF6601-EVALZ
1
Temperature Range -40C to +85C
Package Description 40-Lead Lead Frame Chip Scale Package [LFCSP_VQ] Evaluation Board
072108-A
SEATING PLANE
0.30 0.23 0.18
0.20 REF
COPLANARITY 0.08
FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET.
Package Option CP-40-1
Z = RoHS Compliant Part.
Rev. 0 | Page 23 of 24
ADRF6601 NOTES
(c)2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08546-0-4/10(0)
Rev. 0 | Page 24 of 24

▲Up To Search▲

Price & Availability of ADRF6601

	To Download ADRF6601 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .